
EE 223 Homework 5

Two-Stage OPAMP with RC Compensation


Enrique Hernandez

November 27, 2018

1. Design the circuit to meet the key spec parameters.
   1. Hand Calculations

Parameters given:

* AV = 60 dB
* GBW = 100 MHz
* PM > 60˚
* GM > 12 dB
* SR > 60 V/us
* Power < 2.5mV
* CL = 5 pF
* KPn = 300 uA/V2
* KPp = 160 uA/V2
* Vdsat = 0.2 V
* IB = 100 uA



* 1. Schematic




Figure 1: Two stage OPAMP schematic

1. Unity Gain Configuration DC simulation
   1. Figure 2 shows the operating region of the transistors as well as the node voltages. The sizes used in figure 1 and 2 are the same. The size of the signal transistor(NM0) is different than the designed size. This is because the gain and phase margin specs were not meet with designed values. One way to increase the gain and phase margin of the OPAMP is by increasing the signal transistor’s size. As well as the compensation RC circuit.




Figure 2: Two Stage OPAMP DC Operating values.

B. Figure 3 shows the current sick by the OPAMP, using it the power consumption can be calculated. PW = 1.8V\*1.32797mA = 2.39mW




Figure 3: Two Stage OPAMP power consumption.

1. AC Response of the OPAMP
   1. Figure 4 shows the fallowing information, DC gain(A0), -3dB bandwidth (W-3db) and unity gain bandwidth(wu).
   2. Calculating Wu base on the plot.

Wu=A0\*W-3db = 10(61.868/20)\*82.671\*103 = 102.5MHz

* 1. Unity gain bandwidth from the plot, Wu  ͌ 99.9579
  2. There is a difference between the expected and the actual unity gain bandwidth. I think it is due to several reasons. One of the reasons is because the curser on the plot is not exactly on the Zero dB point. Another reason can be because the parasitics of the transistors can be affecting the performance of the OPAMP.




Figure 4: AC response of the OPAMP.

1. Transient Response.
   1. Figure 5 shows the Slew rate of the OPAMP. SR = 74.29 MV/S




Figure 5: Transient response of the OPAMP.

1. Replacing Rz with a PMOS transistor.
   1. Figure 6 shows the transistors sizes and figure 7 shows the transistors DC operating values. The transistors have been size to meet the require specs.




Figure 6: Two stage OPAMP with PMOS as a compensation Rz transistor sizes.




Figure 7: Two stage OPAMP with PMOS as a compensation Rz DC operating values and node voltages.

* 1. Figure 8 shows the current sink by the OPAMP with a PMOS as Rz compensation, using it the power consumption can be calculated. PW = 1.8V\*1.34207mA = 2.416mW




Figure 8: OPAMP with PMOS as a compensation Rz power consumption.

* 1. AC response of the Two stage OPAMP with PMOS as a compensation Rz.
  2. Figure 9 shows the fallowing information, DC gain(A0), -3dB bandwidth (W-3db) and unity gain bandwidth(wu).
  3. Calculating Wu base on the plot.

Wu=A0\*W-3db = 10(62.68/20)\*85.271\*103 = 115.958MHz

* 1. Unity gain bandwidth from the plot, Wu  ͌ 100.3MHZ




Figure 9: AC responses of the OPAMP with PMOS as a compensation Rz where A0=1359.88 W-3dB= 85.3KHZ, Wu=100MHZ, PM = 60˚ and GM = 19 dB.

* 1. Transient response. Figure 10 shows the slew rate of the OPAMP with PMOS as a compensation Rz.




Figure 10: Transient response of OPAMP with PMOS as a compensation Rz.